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For systems with a large number of FPGAs, where a design is instantiated across multiple
FPGAs in a chassis, an efficient mechanism of programming the FPGA devices is needed. The
mechanism described herein allows multiple FPGAs to be programmed across a backplane.
Only a single configuration PROM is required to store the configuration for the multiple
instances of the design. When the system boots, all FPGAs are programmed in parallel. This
design is applicable to any system which contains a multiple board system which has instances
of identical FPGA implementations distributed across the boards. Signal integrity of signals is...
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Complete Abstract:
For systems with a large number of FPGAs, where a design is instantiated across multiple FPGAs in a
chassis, an efficient mechanism of programming the FPGA devices is needed. The mechanism described
herein allows multiple FPGAs to be programmed across a backplane. Only a single configuration PROM is
required to store the configuration for the multiple instances of the design. When the system boots, all
FPGAs are programmed in parallel. This design is applicable to any system which contains a multiple
board system which has instances of identical FPGA implementations distributed across the boards.
Signal integrity of signals is considered.

